Transistor-level innovations such as the high-K/metal-gate stacks and the fully depleted tri-gate CMOS transistors will mitigate many of the key scaling challenges facing the 6T SRAM, including ...